Executable Formal Models for Validation and Specless Verification

نویسندگان

  • David Greve
  • Matthew Wilding
چکیده

Verification and certification of flight critical software and application-specific integrated circuits (ASICs) is currently a labor-intensive, manual process involving extensive testing, inspections, and process documentation. The complexity of these systems and devices will increase both because increases in cockpit automation and application integration offer important safety benefits and because astonishing improvements in digital computing technology can potentially improve performance and decrease cost. The current approach to verification and certification will be challenged by this increased complexity. In order to reap fully the benefits of these technological advances we must develop new methods for verification and certification of flight critical devices that provide higher degrees of assurance for increasingly complex systems while simultaneously streamlining the verification process. The development of executable formal models may offer higher degrees of assurance, address increased complexity, and streamline certain aspects of the verification process. Increased assurance can be obtained as a result of rigorous, mechanical, mathematically complete checks of consistency and completeness of system requirements as well as proofs of correctness of specific implementations. As vector-based testing becomes increasingly inadequate to assure correctness in the face of exponentially growing state space, formal proofs of correctness can encompass the entire design, demonstrating correctness once and for all. In addition, executing real world stimulus on a formal model helps allay concerns about inconsistencies between the model used to support reasoning and the actual implementation. Formal models representing specific implementations can also be used to support specless verification activities such as product family verification, symbolic simulation, and self-checking tool arrangements. 1. The Verification Challenge Technological advances in the commercial realm are driving electronics prices lower while providing improvements in performance. Mass production and economies of scale have allowed incredible price/performance ratios and the accelerated pace of technology development and deployment has led to ever greater time-to-market pressures on technology producers. These trends in the everyday consumer electronics arena create the expectation that, even in a safety critical market such as avionics, cost and time to market should decline and that performance and functionality should improve. As a result of these and other forces, avionics systems are becoming increasingly complex. These same trends, however, could have a negative impact on overall system safety. As complexity increases, the effort required to provide the same level of operational assurance increases as well. If left unchecked, simple state space arguments predict that a linear increase in complexity can result in an exponential increase in the effort required to provide a particular level of assurance. Even in the face of this additional complexity demand for improved safety continues to increase. The objective of NASA's current Aviation Safety Program, for example, is not simply to maintain current levels of safety, but to improve safety [6]. Obtaining such improvement in the face of increasing complexity and pressures to reduce overall costs will require advances on many fronts. While classical verification has served us well in the past, it appears that new verification approaches will be needed to control verification costs and to provide improved safety in the face of increasing complexity. The challenge, therefore, is to find new verification techniques whose

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Leveraging Formal Verification Tools for DSML Users: A Process Modeling Case Study

In the last decade, Model Driven Engineering (MDE) has been used to improve the development of safety critical systems by providing early Validation and Verification (V&V) tools for Domain Specific Modeling Languages (DSML). Verification of behavioral models is mainly addressed by translating domain specific models to formal verification dedicated languages in order to use the sophisticated ass...

متن کامل

Teaching MDE through the Formal Verification of Process Models

Model Driven Engineering (MDE) and formal methods (FM) play a key role in the development of Safety Critical Systems (SCS). They promote user oriented abstraction and formal specification using Domain Specific Modeling Languages (DSML), early Validation and formal Verification (V&V) using efficient dedicated technologies and Automatic Code and Documentation Generation. Their combined use allow ...

متن کامل

Automated Verification of Executable UML Models

We present a fully automated approach to verifying safety properties of Executable UML models (xUML). Our tool chain consists of a model transformation program which translates xUML models to the process algebra mCRL2, followed by symbolic model checking using LTSmin. If a safety violation is found, an error trace is visualised as a UML sequence diagram. As a novel feature, our approach allows ...

متن کامل

Development of Verifiable Programs - Application of an Approach based on Executable Object-Oriented Specifications

Combining validation by testing with verification by formal methods offers great potential for development of robust and reliable object-oriented software systems. However, formal verification cannot be readily applied to software developed with conventional object-oriented development methods. This paper presents the first phase of a two-phase approach for development of object-oriented softwa...

متن کامل

Formal verification of automatically generated C-code from polychronous data-flow equations

Synchronous data-flow languages are used as design approaches in developing embedded and critical real-time systems in which synchronous programs are verified by applying formal verification. In a synchronous design approach, transformation and optimization are used to transform synchronous programs and generate general purpose executable code. The incorrectness of the transformations make the ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000